

Real-time mixed-signal electronic circuits for understanding and implementing neural computation

(how to exploit the physics of an imprecise computing substrate)

Giacomo Indiveri

Institute of Neuroinformatics
University of Zurich and ETH Zurich

Fast Machine Learning for Science
ETH Zurich, September 1, 2025



Universität
Zürich

ETH zürich

Conventional approaches

- 1 Make application specific (lose general purpose flexibility)
- 2 Quantize parameters (reduce bit precision)
- 3 Minimize resource usage (reduce accuracy)

Novel approaches

- 1 Reduce data movement (implement in-memory computing)
- 2 Reduce clock switching (use asynchronous circuits)
- 3 Exploit all the physics of the devices (mix analog and digital)

Conventional approaches

- 1 Make application specific (lose general purpose flexibility)
- 2 Quantize parameters (reduce bit precision)
- 3 Minimize resource usage (reduce accuracy)

Novel approaches

- 1 Reduce data movement (implement in-memory computing)
- 2 Reduce clock switching (use asynchronous circuits)
- 3 Exploit all the physics of the devices (mix analog and digital)

Conventional approaches

- 1 Make application specific (lose general purpose flexibility)
- 2 Quantize parameters (reduce bit precision)
- 3 Minimize resource usage (reduce accuracy)

Novel approaches


- 1 Reduce data movement (implement in-memory computing)
- 2 Reduce clock switching (use asynchronous circuits)
- 3 Exploit all the physics of the devices (mix analog and digital)



Principles of neural design

- Co-localize memory and computation (local processing, local state variables)
- Maximize fine-grain parallelism (massively parallel arrays of memory and processing)
- Adapt time-scales to data rates (match circuit time constants to signal dynamics)
- Use the “physics of computation” (exploit properties of computing substrate)

Clock speed



Brains outperform faster computing systems in many sensory processing tasks at lower speeds, with less power.

Computing substrate

- Slow, noisy and variable processing elements.
- Distributed across space (no time multiplexing).
- Local connectivity, small world networks.
- Massively parallel computation.
- Continual always-on learning.
- Real-time spatio-temporal signal processing.

Time represents itself


The brain uses the time evolution of the physical system to implement its computations. Neural circuits compute by exploiting the natural time evolution of their hardware substrate.

[Sterling & Laughlin, 2017]

The origins

- Fundamental research
- *Emulation* of neural function
- Subthreshold analog
- Asynchronous digital

1980s




Carver Mead


SCIENTIFIC AMERICAN

MAY 1991
\$3.95

Exploring the genetic heritage of racehorses.
Can anyone explain high temperature superconductivity?
The impact of Kuwait's burning oil wells.




How does a cat see? This retina wrap-up
reveals the functions of cells in the human eye.




Misha Mahowald






[Nuno da Costa, INI, 2008]




- 1 **Rooted in neuroscience** (but covers physics, computer science, microelectronics, ...)
- 2 Exploits the physics of electronic devices to **emulate** the biophysics of neural systems.
- 3 Lets **time represent itself**.
- 4 Explores sensory-processing systems that **interact intelligently** with the real world.
- 5 Develops **cognitive agents** that produce **autonomous behavior**.

To “*understand by building*”, start from the faithful emulation of neural circuits using **subthreshold** analog circuits.





[Nuno da Costa, INI, 2008]



- 1 **Rooted in neuroscience** (but covers physics, computer science, microelectronics, ...)
- 2 Exploits the physics of electronic devices to **emulate** the biophysics of neural systems.
- 3 Lets **time represent itself**.
- 4 Explores sensory-processing systems that **interact intelligently** with the real world.
- 5 Develops **cognitive agents** that produce **autonomous behavior**.

To “*understand by building*”, start from the faithful emulation of neural circuits using **subthreshold** analog circuits.










FIGURE 4.6 Exponential current-voltage characteristic of voltage-dependent channels. At high voltages, the fraction of channels that are open approaches unity, causing a saturation of the curves. (Source: [Hodgkin et al., 1952b, p. 464].)



Work	[12]	[19]	[36]	This work
Techn.	180 nm	28 nm	28 nm	22 nm
	CMOS	CMOS	FDSOI	FDSOI
Type	Mixed	Mixed	Mixed	Mixed
V_{dd}	1.8 V	0.7-1 V	1 V	0.8 V
Freq	30 Hz	-	30 Hz	30 Hz
Results	Experimental	Experimental	Simulation	Simulation
En./spike	883 pJ	2.3 nJ-30 nJ	50 pJ	14 pJ

[Brette and Gerstner, 2005, [Rubino et al., IEEE TCAS, 2020](#)]


Adaptive Exponential I&F neuron model (beyond HH)





$$\tau \frac{d}{dt} I_{syn} + I_{syn} = \frac{I_g I_w}{I_\tau}$$


$$\tau = \frac{C U_T}{\kappa I_\tau}$$


[Bartolozzi, Indiveri, NECO 2007]




[Sumislawska et al., ISCAS 2016]









- **Spiking** neural networks (SNNs)
- **Analog subthreshold** circuits.
- **Slow** temporal, non-linear dynamics.
- Massively **parallel** operation.
- Compatible with memristive devices
- Inhomogeneous, imprecise, and noisy.





- **Spiking** neural networks (SNNs)
- **Analog subthreshold** circuits.
- **Slow** temporal, non-linear dynamics.
- Massively **parallel** operation.
- Compatible with memristive devices
- Inhomogeneous, imprecise, and noisy.
- Fast **asynchronous digital** circuits for routing spikes.
- Reprogrammable network topology



Background

We are **building** physical, real-time, signal processing systems for real-world sensory data.

Background

We are **building** physical, real-time, signal processing systems for real-world sensory data.

Requirements

- 1 Robust communication of analog signals across long distances through noisy channels.
- 2 Local processing, multi-core architectures and distributed computing.
- 3 Low power and low-latency.

Background

We are **building** physical, real-time, signal processing systems for real-world sensory data.


Requirements

- 1 Robust communication of analog signals across long distances through noisy channels.
- 2 Local processing, multi-core architectures and distributed computing.
- 3 Low power and low-latency.

Optimal solution for communication and computation


- The optimal method that minimizes bandwidth and power consumption for achieving this goal, under these constraints, is **pulse-frequency modulation**. [A. Mortara et al., 1995, K. Boahen, 1998]
- *“Counter to intuition, computing with spikes can be extremely efficient on neuromorphic hardware even when the problem being solved is mathematically formulated in terms of **activity rates**.”* [M. Davies, Intel, 2019]

Also real neurons are diverse and **inhomogeneous**




(adapted from [B. Mel, 1994])

Device mismatch effects




Time-to-first
spike
measured
across 256
different
neurons

Real and silicon neurons



Device mismatch effects




Time-to-first
spike
measured
across 256
different
neurons

How to cope with mismatch?

- Use **populations** of neurons and average over space and time
- Employ negative feedback, adaptation, and **learning** mechanisms

Device mismatch effects




Time-to-first
spike
measured
across 256
different
neurons

How to cope with mismatch?


- Use **populations** of neurons and average over space and time
- Employ negative feedback, adaptation, and **learning** mechanisms

Choosing bit resolution





Coefficient of variation and Equivalent Number of Bits (ENOB)

[Zendrikov et al., 2023]




← **Retinotopic and orientation maps** representing the preference of neurons in the visual cortex for the location and orientation of a stimulus on the visual field.






← **Retinotopic and orientation maps** representing the preference of neurons in the visual cortex for the location and orientation of a stimulus on the visual field.




Orientation tuning: → Non-human primate response to moving bars (top); Neuromorphic processor response to flashing bars (bottom)

Feature tuning via populations of neurons



[Dayan & Abbott, 2005]



[Chicca et al., 2007]

False myth

- Neural responses are slow.
- Neurons need to fire at high firing rates to achieve high precision.
- Neurons need to be accurate to propagate precise information across layers.

Using **populations** of mismatched silicon neurons in mixed-signal neuromorphic processors has pros and cons:

Reality

- ⇒ **Populations** of noisy neurons have very fast response times. [T. Tchumatchenko et al., 2011]
- ⇒ Sparse neural **population** activity (in space *and* time) can represent signals with high accuracy. [Denève et al., 2017]
- ⇒ To propagate signals across multiple SNN layers, it is **necessary** to use inhomogeneous **populations** of neurons. [M.C.W. van Rossum, et al., 2002]



Costs

Increased area

Benefits

Lower latency
Lower power consumption
Increased robustness
Increased fault-tolerance

Ensemble and stochastic learning can *exploit variability* of inhomogeneous synapses.



MNIST	deep/CNN (Hinton et al. 2012)	98.4%
	random + bistable synapses	~ 85%
	random + bistable synapses + (mod. protocol)	~ 96%
TIMIT	deep/CNN (Hinton et al. 2012)	77%
	VLSI cochlea + bistable synapses	~ 60%

On-line bagging techniques

AdaBoost theorem: $1 - \text{error}(H_{\text{final}}) \geq 1 - e^{-2\gamma^2 N}$

[Y. Freund And R. E. Schapire, 1995]

- Bi-stable synapses with STDP circuits

[Indiveri et al, 2006]

- Spike-driven synaptic plasticity with stop-learning


[Mitra et al, 2009, Qiao et al., 2015]

- Error-propagation with local learning



[Cartiglia et al., 2020]

- Dendritic Hebbian synaptic plasticity with stop-learning


[Rubino et al, 2023]



• Single neuron row



Synaptic matrix



Inhibitory
neurons
Excitatory
neurons
Excitatory
neurons
Excitatory
neurons




Methods and tools:

- Mean Field Theory
- Effective Response Function
- Self consistency condition

[M. Giulioni et al., 2012, M. Giulioni et al., 2015]

Output spikes



Input



Input









$$\tau \frac{d}{dt} \mu = -\mu + W v_{in} - \beta$$

$$v_{out} = \Phi(\mu(v_{in}), \sigma)$$

$$v_{out} = v_{in} = v$$








[Zendrikov et al., 2023]


Auditory Cortex hierarchy (from sounds to words)




[R. Munkong & B.-H. Juang, 2008]

From signal processing to computing


linear



linear analog gain
(above threshold)




locus invariance




non-linear gain control
(by common mode input)


non-linear



non-linear selection
(*<soft>* winner-take-all)




signal restoration
(invariance)



multi-stability





[R.J. Douglas & K.A.C. Martin, 2013]

Auditory Cortex hierarchy (from sounds to words)




[R. Munkong & B.-H. Juang, 2008]

From signal processing to computing




Auditory Cortex hierarchy (from sounds to words)



[R. Munkong & B.-H. Juang, 2008]

From signal processing to computing



[Zendrikov et al., 2025]

Pros

- Low-power (< 1 mW)
- Low latency
- ...

Cons

- High area
- High variability, noisy
- Low(er) accuracy

Pros

- Low-power (< 1 mW)
- Low latency
- ...

Cons

- High area
- High variability, noisy
- Low(er) accuracy

What are they good for?

- Closed-loop sensory-motor processing
- Multi-modal sensory fusion
- Always-on on-line learning

What are they bad at?

- High precision number crunching
- High accuracy pattern recognition
- Batch processing of large data sets

Pros

- Low-power (< 1 mW)
- Low latency
- ...

Cons

- High area
- High variability, noisy
- Low(er) accuracy

What are they good for?




- Closed-loop sensory-motor processing
- Multi-modal sensory fusion
- Always-on on-line learning

What are they bad at?




- High precision number crunching
- High accuracy pattern recognition
- Batch processing of large data sets

Open challenges

- How to do reliable computation using a noisy and heterogeneous computing substrate (**check**).
- How to “program” this computational substrate, combining *computational primitives* (**NSMs**).



- On-line ECG anomaly and heart rate detection [De Luca et al., 2025, Bauer et al., 2019]
- High-Frequency Oscillation (HFO) detection [Shariffazileh, Burelo et al., 2021]
- Adaptive pace-maker with neuromorphic CPG network [Abu-Hassan et al., 2019]
- On-line classification of EMG signals [Donati et al., 2019]
- Neuromorphic pattern generation circuits for bioelectronic medicine [Donati et al., 2021]
- Closed-loop bidirectional brain machine interfaces with in rats and cell-cultures [Boi et al., 2016] [Serb et al. 2020]
- Zebra-finch “Bird’s Own Song” classification [Corradi et al., 2015]
- Instantaneous stereo depth estimation with a stereo-vision setup [Risi et al., 2021]
- On-line detection of vibration anomalies using balanced spiking neural networks [Dennler et al., 2021]
- Closed-loop obstacle avoidance on roving robot [Milde et al. 2017]
- Closed-loop robot head position control with a neuromorphic processor [Zhao et al., 2020]




- On-line ECG anomaly and heart rate detection [De Luca et al., 2025, Bauer et al., 2019]
- High-Frequency Oscillation (HFO) detection [Shariffazileh, Burelo et al., 2021]
- Adaptive pace-maker with neuromorphic CPG network [Abu-Hassan et al., 2019]
- On-line classification of EMG signals [Donati et al., 2019]
- Neuromorphic pattern generation circuits for bioelectronic medicine [Donati et al., 2021]
- Closed-loop bidirectional brain machine interfaces with in rats and cell-cultures [Boi et al., 2016] [Serb et al. 2020]
- Zebra-finch "Bird's Own Song" classification [Corradi et al., 2015]
- Instantaneous stereo depth estimation with a stereo-vision setup [Risi et al., 2021]
- On-line detection of vibration anomalies using balanced spiking neural networks [Dennler et al., 2021]
- Closed-loop obstacle avoidance on roving robot [Milde et al. 2017]
- Closed-loop robot head position control with a neuromorphic processor [Zhao et al., 2020]




EMG



spike encoding






excitatory pool



output neurons

open



[Donati et al., 2019] < >

Physical computation for “edge intelligence”

We are now entering the era of *neuromorphic intelligence* in which dedicated cognitive “chipslets” will be used to provide intelligence to a multitude of **extreme edge-computing** devices



SynSense



- Health monitoring
- Wearable sensors
- Environmental sensing
- Industrial monitoring
- Intelligent machine vision
- Consumer applications



nature

International journal of science

EDITORIAL • 06 FEBRUARY 2018

Big data needs a hardware revolution

Artificial intelligence is driving the next wave of innovations in the semiconductor industry.



Software companies make headlines but research on computer hardware could bring bigger rewards. Credit: Morris MacMatzen/Getty

- Conventional AI increasing power requirements are unsustainable.
- New emerging memory technologies will benefit from massively parallel processing architectures.
- Neuroscience and machine learning are uncovering powerful and robust neural processing methods.
- Hardware implementations of spiking neural networks and sparse event-based sensory-processing systems are starting to show their advantages.
- This is the perfect time to follow the “neuromorphic computing and engineering” approach for starting a hardware revolution.



nature

International journal of science

EDITORIAL • 06 FEBRUARY 2018

Big data needs a hardware revolution

Artificial intelligence is driving the next wave of innovations in the semiconductor industry.



Software companies make headlines but research on computer hardware could bring bigger rewards. Credit: Morris MacMatzen/Getty

- Conventional AI increasing power requirements are unsustainable.
- New emerging memory technologies will benefit from massively parallel processing architectures.
- Neuroscience and machine learning are uncovering powerful and robust neural processing methods.
- Hardware implementations of spiking neural networks and sparse event-based sensory-processing systems are starting to show their advantages.
- This is the perfect time to follow the “neuromorphic computing and engineering” approach for starting a hardware revolution.



nature

International journal of science

EDITORIAL • 06 FEBRUARY 2018

Big data needs a hardware revolution

Artificial intelligence is driving the next wave of innovations in the semiconductor industry.



Software companies make headlines but research on computer hardware could bring bigger rewards. Credit: Morris MacMatzen/Getty

- Conventional AI increasing power requirements are unsustainable.
- New emerging memory technologies will benefit from massively parallel processing architectures.
- Neuroscience and machine learning are uncovering powerful and robust neural processing methods.
- Hardware implementations of spiking neural networks and sparse event-based sensory-processing systems are starting to show their advantages.
- This is the perfect time to follow the “neuromorphic computing and engineering” approach for starting a hardware revolution.



nature

International journal of science

EDITORIAL • 06 FEBRUARY 2018

Big data needs a hardware revolution

Artificial intelligence is driving the next wave of innovations in the semiconductor industry.



Software companies make headlines but research on computer hardware could bring bigger rewards. Credit: Morris MacMatzen/Getty

- Conventional AI increasing power requirements are unsustainable.
- New emerging memory technologies will benefit from massively parallel processing architectures.
- Neuroscience and machine learning are uncovering powerful and robust neural processing methods.
- Hardware implementations of spiking neural networks and sparse event-based sensory-processing systems are starting to show their advantages.
- This is the perfect time to follow the “neuromorphic computing and engineering” approach for starting a hardware revolution.



nature

International journal of science

EDITORIAL • 06 FEBRUARY 2018

Big data needs a hardware revolution

Artificial intelligence is driving the next wave of innovations in the semiconductor industry.



Software companies make headlines but research on computer hardware could bring bigger rewards. Credit: Morris MacMatzen/Getty

- Conventional AI increasing power requirements are unsustainable.
- New emerging memory technologies will benefit from massively parallel processing architectures.
- Neuroscience and machine learning are uncovering powerful and robust neural processing methods.
- Hardware implementations of spiking neural networks and sparse event-based sensory-processing systems are starting to show their advantages.
- This is the perfect time to follow the “neuromorphic computing and engineering” approach for starting a hardware revolution.



institute of neuroinformatics



Universität
Zürich ^{UZH}

ETH zürich



- Elisa Donati
- Chiara De Luca
- Sapta Ghosh
- Chenxi Wen
- Dmitrii Zendrikov
- Junren Chen
- Zhe Su
- Farah Baracat
- Patrick Bösch
- Giovanni Camisa
- Olympia Gallou
- Leonardo Martinelli
- Maryada
- Qi Shen
- Tianshu Shen
- Shyam Narayanan



SWISS NATIONAL SCIENCE FOUNDATION

Thank you for your attention



Backup slides

NEUROMORPHIC

Computing and Engineering

OPEN
ACCESS

No APCs
in 2024



IOP Publishing

A multidisciplinary, open access journal devoted to the application and development of neuromorphic computing, devices, and systems in advancing new scientific discovery and realising emerging new technologies.

Editor-in-Chief

Giacomo Indiveri University of Zurich, Switzerland

Indexed in Scopus and Web of Science

IMPACT FACTOR COMING IN JUNE **2024**



iopscience.org/nce
nce@ioppublishing.org



@IOPneuromorphic

<http://capocaccia.cc/>

- Interdisciplinary, international, diverse
- Morning lectures, afternoon **hands-on** work-groups
- Active and lively discussions (no powerpoint)
- Concrete results, establishment of long-term collaborations

Capo Caccia, Sardinia, Italy. **April 28 - May 11, 2024**



Academic/basic research



- Study real brains, start from small neural circuits/systems
- Take into account all properties of neurons and synapses
- Focus on fundamental problems (ignore incremental benchmarks)
- “There’s plenty of room at the bottom” (large scale is not all)

Applied/industrial research

- Choose a specific problem to solve that is not being solved yet
- Consider it’s requirements in it’s entirety, from end to end
- Be open to using the best of all possible approaches (analog **and** digital)
- Build the full ecosystem for your solution (devices, software, users)


Early access:



Bottom-Up and Top-Down Approaches for the Design of Neuromorphic Processing Systems: Tradeoffs and Synergies Between Natural and Artificial Intelligence, Frenkel and Indiveri, Proceedings IEEE, 2023.



[R. Krause et al., 2021]


[E. Donati et al., 2021]










[R. Krause et al., 2021]




[E. Donati et al., 2021]













Linear behaviors









Non linear behaviors









[Neftci et al., 2013]











[Zendrikov et al., 2023]

Binary variables V_0, V_1 : $V_0 \neq V_1$



In absence of external input (evidence), the network settles to the lowest energy state (all constraints satisfied).




[Mostafa et al., 2015]




Can be applied to all Boolean satisfiability problems, such as graph coloring problem, SAT, etc.

[Mostafa et al., 2015]


Exploiting the device mismatch in the neuron's refractory period.




[Bias et al., 2016]







[J. Zhao et al., 2020]




16 neurons

16 neurons


31 neurons

Finite State Machines vs Neural State Machines

A finite-state machine (FSM) is a mathematical model of computation used to design both computer programs and sequential logic circuits. It is conceived as an abstract machine that can be in one of a finite number of **states**. [Wikipedia]



- Recognizes regular expression $B^*[AB^*A]^*$




[Minsky, 1967]

Single WTA


Inhibitory
neurons

Excitatory
neurons




Global
Inhibition

Nearest-N
Excitation



Coupled WTAs




[R. Rutishauser & R.J. Douglas, 2009, R. Rutishauser et al., 2011, E. Nefci et al., 2013]

Single WTA


Inhibitory
neurons

Excitatory
neurons




Global
Inhibition

Nearest-N
Excitation



Coupled WTAs




[R. Rutishauser & R.J. Douglas, 2009, R. Rutishauser et al., 2011, E. Nefci et al., 2013]

Single WTA


Inhibitory
neurons

Excitatory
neurons




Global
Inhibition


Nearest-N
Excitation



Coupled WTAs



[R. Rutishauser & R.J. Douglas, 2009, R. Rutishauser et al., 2011, E. Nefci et al., 2013]





Vision
sensor




Multi-Neuron
Chips

**Linked
image
not found**








(a) State Machine





(b) Network Architecture



(c) Example Run




[E. Neftci et al., 2013]





DVS



3x3 cxQuad PCB




ROLLS



128X128

Input




32X32

Pooling



4@8X8

Convolution




4@16X16


Pooling




4@8X8


On-line Learning






symbol duration=30ms





Learning error circuit simulation



Plastic synapse simulation

